Development of MIPI Camera Interface Prototype Adapter Board by Kido, Haruka et al.
University of North Dakota 
UND Scholarly Commons 
Electrical Engineering Student Publications Department of Electrical Engineering 
Summer 2021 





Follow this and additional works at: https://commons.und.edu/ee-stu 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
Haruka Kido, Alessandro Geist, and Cody Brewer"Development of MIPI Camera Interface Prototype 
Adapter Board" (2021). Electrical Engineering Student Publications. 5. 
https://commons.und.edu/ee-stu/5 
This Presentation is brought to you for free and open access by the Department of Electrical Engineering at UND 
Scholarly Commons. It has been accepted for inclusion in Electrical Engineering Student Publications by an 
authorized administrator of UND Scholarly Commons. For more information, please contact 
und.commons@library.und.edu. 
Intern: Haruka Kido
Embedded Processing Group, Code 587. Data Processing Branch, Software Engineering Division, 
Space Technology Mission Directorate, GSFC, NASA
Mentor: Alessandro Geist. Co-mentor: Cody Brewer
Bachelor of Science in Electrical Engineering
University of North Dakota
This project is the development of the prototype 
FPGA-Compatible MIPI CSI-2 (Camera Serial 
Interface) D-PHY adapter board. The FPGA 
used on the SpaceCube processor card does not 
have I/O that natively supports the D-PHY 
standard, and thus requires additional external 
components to adapt the interface to the FPGAs 
I/O. The goal of this project is to develop a 
prototype board with this external circuitry. The 
project tasks include 1) preliminary research and 
analysis of the adapter circuit requirements 
involving waveform comparisons, 2) signal 
processing chain tests for voltage measurements, 3)
calculations from I/O channel system simulations 
in TI-TINA, 4) components’ values and circuit 
configuration verifications, 5) protoboard 
schematic entry, 6) both PCB footprint builds and 
PCB layout in Altium Designer, and lastly, 7) PCB 
manufacturing. This adapter board is useful in data 
conversion and transmission from the MIPI camera 
module to the FPGA, a D-PHY circuit arrangement 
used in NASA’s SpaceCube Mini’s VADIR 
(Versatile Analog/Digital Interface) between the 
MIPI Camera module and the Backplane 
Connector.
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Engineering Contextualization: SpaceCube Configurable Slices
Engineering Contextualization: MIPI Adapter in SpaceCube’s





• Multiple configurable analog inputs in CubeSat form-factor
• Selective population enables SWAP-C savings depending on 
mission needs
• On-board level shifter allows for multiple control voltages
• Conforms to CubeSat Card Standard (CS2)
High-Level Specifications:
• 24-bit Science & Telemetry ADC
• 2 independent ADCs, up to 52ksps each
• 16x 4-wire RTD up to 45kΩ resistance
• 15x Single-Ended or Differential Analog Inputs
• 12-bit Housekeeping ADC
• 8x 0-5V Single-Ended Analog Inputs
• Bias Supplies
• 2x LDO supplies, <1.5A, 1.2-3.3V
• Requires ±12V, +5V, and +3.3V
• Requires 16x I/O lines (1.8V or 3.3V)


















The transmitter conversion 
circuit is from the FPGA to 
the Camera. The receiver 
conversion circuit is from 
the Camera to the FPGA. 
Preliminary Research and Analysis: Schematics of Resistor Networks 
and System Integration Mapping of MIPI CSI-2 Transceiver Unit 
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TI TINA Simulations for Receiver Network:
Signal-Processing Chain Tests, Waveform Analyses, Voltage Measurements and Calculations
U7 (LVDS_25) + U8/10 (HSUL)
FPGA-Compatible D-PHY Receiver
Baseline Circuit Simulations and Waveform Analyses:
• The FPGA inputs do not need to be simulated in attempting to verify that given a MIPI D-PHY input.
• The resistor network will output a signal that is compatible with the LVDS (for HS) or HSUL (for LP) I/O standard. 
• The baseline simulation will be an attempt to see what is present at the resistor network output. 
• U8 and U10 are assumed to be high impedance inputs (effectively open) and U7 is assumed to have an internal 100Ω differential termination. 
• The HS (LVDS_25) and LP (HSUL_12) cases are analyzed separately.
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U7; HS, (LVDS_25_HR_I_P (Low-Voltage 
Differential Signaling)) Specifications:
• LVDS is a dedicated differential buffer, which runs 
at a higher speed compared to 2 single-ended 
differential buffers. 
• The HS receiver has a switchable parallel 
termination (as differential signaling). 
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U7; HS, (LVDS_25) Waveform Analysis
Xilinx Specifications (Expected Values):
VCCO = 2.5V
2.375V < VCCO (supply voltage) < 2.625V
RT = 100Ω 
VOH, MAX = 1.675V
VOL, MIN = 0.700V
1V < VOCM (output common-mode voltage) < 1.425V  
.3 V < VICM < 1.5 V
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U8/U10; LP, (HSUL_12) Baseline Circuit Simulation





U8/U10; LP, (HSUL_12_S_HR (High 
Speed Unterminated Logic)) 
Specifications:
• FPGAs support the HSUL_12 standard for 
single-ended signaling and differential 
signaling.”
• The LP receiver function as a low power 
signaling mechanism.
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U8/U10; LP, (HSUL_12) Waveform Analysis
Xilinx Specifications (Expected Values):
VREF (Input) = 0.6V 
VCCO (Output) = 1.2 V
VCCO (Input) = Any
-0.300V < VIL < VREF – 0.130V
VREF + 0.130V < VIH < VCCO + 0.300V
VOL, MAX = 20% (VCCO)
VOH, MIN = 80% (VCCO)
Calculations: 
VOL, MAX = 20% (VCCO)
VOL, MAX = 20% (1.2V)
VOL, MAX = .24V
VOH, MIN = 80% (VCCO)
VOH, MIN = 80% (1.2V)
VOH, MIN = .96V
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Circuit Schematic (.SchDoc):
1 D-PHY Receiver network
The MIPI IPEX 
Connector requires 
spatial reconfiguration 
during iterative design 
process. Its I/O pins are 
rearranged to meet 
trace routing 
requirements.
1 Receiver Network with verified resistor values
Pin Configuration Requirements:
• Connect 3 copies of the receiver between the FMC connector and the MIPI connector.
• For the MIPI connector side, follow the pinout in the camera module 
datasheet (Table 3).
• For the FMC side:
• Use pins labelled LA##
• Keep differential pairs together. For example, if MIPI_D1_P goes 
to LA03_P, then MIPI_D1_N should go to LA03_N.
• Have the clock (MIPI_CLK) go to a clock-capable (_CC) LA pin. 
• Connect the CSI pins directly between the MIPI connector and FMC connector. 
• For the MIPI connector side, follow the pinout in the camera module 
datasheet (Table 3).
• For the FMC side:
• Use pins labelled LA##
• Use pins labelled _P
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Final Circuit Schematic in Altium
FPGA-Compatible MIPI CSI-2 D-PHY Adapter Board Circuit Schematic
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Using the TI-TINA Simulation’s Receiver Voltage Probe Results 
for verification of the 150 Ω resistor package type 
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Calculations of current and allowable dissipated power 
for verification of the 150 Ω resistor package type
(Using NEP: Power Dissipation Ratings for Resistors (after 2007)):
On calculating for the appropriate power rating for the 150Ω resistor: 
From the circuit simulation, V = 1.4 V.
V = IR
1.4 V = (I)(150 Ω)
1.4 V/(150 Ω) = 0.00933 A = I
Pdissipated = I
2R 
Pdissipated = (0.0093333333 A)
2(150 Ω)
Pdissipated = (0.00008711111111)(150) = 0.0130666667 W
or simply from P = V^2/R = (1.4)^2/(150) = 1.96/150 = 0.0130666667 W
If the calculated dissipated power does not exceed the power rating of the resistor for a 
particular package type, then there is no resistor degradation. Since 0.0130666667 W does not 
exceed the 0402 package type power rating of 50 mW (or 0.05 W), the 0402 package type 
is sufficient to use. 
The power rating specifies the maximum steady state power the package allows to dissipate 
under given conditions (at the rated ambient temperature).
The voltage rating is typically for the resistor series and specifies the maximum peak 
voltage that can be continuously applied to a resistor at a rated ambient temperature without 
resistor degradation. 
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MIPI I-PEX Connector Receptacle (CN1 on the e-
CAM222_CUMI2311_MOD module) 
Specifications
• Description: CONN Micro 
Coaxial CABLINE-CA II P-
0.40mm 30Pos with Shield 
Cover Right Angle SMT
• Manufacturer: I-PEX
• Part Number: 20682-030E-
02
• Part Name: Receptacle, 30 
pins
CABLINE®-CA II
Fully-shielded with mechanical lock, high-data-rate 
transfer (20+ Gbps/lane), 0.4 mm pitch, horizontal 








MIPI I-PEX Connector Receptacle
for high-speed signal transmission between the co-axial camera cable and a circuit board 
Schematic Symbol built to 
represent the MIPI IPEX 
Connector Receptacle (in 
Altium)
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Building the MIPI I-PEX Connector Receptacle
Part Number: 20682-030E-02
Part Name: Receptacle, 30 pins
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Top and Mechanical Layers
Top Layer:
(Signal Layer); component layer, is 
mainly used to place components




Top Solder: exposed surface mount 





Building a corresponding Altium PCB footprint for the MIPI I-PEX 
Connector Receptacle (CN1 on the e-CAM222_CUMI2311_MOD module) to 
be added to NASA’s “SC-Connector-Mech.PcbLib” in Altium:
PCB footprint of IPEX MIPI Connector Receptacle 
built and linked to its schematic symbol (in Altium)
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Linking the schematic symbol to the PCB footprint and 3D model between
NASA’s “SC-Connector-Mech.SchLib” and “SC-Connector-Mech.PcbLib” in Altium:
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FMC Connector Plug (LPC; Low-Pin Count) Variant
(Mezzanine Card; PCB Side)
MC-LPC-10, Part A, FMC Low-pin count connector, lead free, 160 I/O pins, 
male, 10 mm mated stack height. ASP-134604-01.
The schematic symbol requires all 160 pins for proper representation.
Building the FMC Connector Plug
for high-speed signal transmission between the PCB and FPGA
LPC FMC Connector Plug (Mezzanine Card; PCB Side): LPC FMC Connector Receptacle (Carrier Card; FPGA Side):
The plug and 
receptacle are 





Schematic Symbol built to 
represent the Mezzanine FMC 
Connector Plug (in Altium)
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The Mezzanine Card side (PCB side) FMC Connector Plugs as LPC variant.
Selected for Adapter PCB: ASP-134604-01.
The Carrier Card side (FPGA side) FMC Connector Receptacles as LPC variant. 
PCB footprint of FMC Connector Plug built and linked to its schematic symbol (in Altium)
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Trace Routing Optimization from Default PCB Top Signal Layer
VCC_3P3_of_MIPI_Connector_to_3P3V_
of_FMC_Connector line is disrupted due to 
problematic route crossing from other trace 
routes.
Receiver_1_to_LA06_N line is 
disrupted due to a trace 
configuration blockage.
Receiver_1_to_LA06_P line is disrupted 
due to a trace configuration blockage.
Receiver_2_to_LA10_P line is disrupted due 











Receiver_3 to LA_17N_CC and 
LA_17P_CC: blocked.
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Optimization of Trace Routes and Via Placement
After pin swapping within and between the pin columns of the 
FMC Connector, the FMC Connector columns with pins routed 
to components and MIPI IPEX Connector pins have an 
alternative arrangement for the purpose of trace route 











































Via count minimization helps to reduce the number of trace 
routes on the board, ultimately reducing the amount of time 
spent on the board’s signal connectivity.
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Final PCB Configuration: FPGA-
Compatible MIPI CSI-2 (Camera Serial 
Interface) D-PHY Adapter Board
2D View of Final PCB layout of FPGA-Compatible MIPI CSI-2 D-
PHY Adapter Board with both differential pairs and single routes
4075 mil
3415 mil
Final PCB Print (Assembly Drawing) of Adapter Board
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Final PCB Configuration in Altium’s 3D View: FPGA-Compatible MIPI 
CSI-2 (Camera Serial Interface) D-PHY Adapter Board
Once the adapter board PCB is fabricated and 
assembled, it can be used to demonstrate the validity 
of the circuit design prior to it being incorporated into 
the VADIR flight board design.
Final PCB in Rotated View (XYZ Plane) Final PCB in Top View
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Acronym Definition
MIPI Mobile Industry Processor Interface
CSI Camera Serial Interface
D-PHY 500 Mbps Physical Layer
FPGA Field Programmable Gate Array
I/O Input Output
FMC, LPC FPGA Mezzanine Card, Low Pin Count
PCB Printed Circuit Board
VADIR VADIR (Versatile Analog/Digital Interface) 
LVDS Low-voltage differential signaling
HS High Speed
HSUL High-Speed Unterminated Logic
LP Low Power
CS2 CubeSat Card Standard 
Acronyms
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